Non-Volatile Logic Design Considerations for Energy Efficient Tolerant Variation

نویسندگان

چکیده

Systems design for the non-volatile application must work on less energy or power. The spin-transfer torque-magnetic tunnel junction (STT-MTJ) devices added to flip-flops which are regarded as storage devices. Those addresses save of that system stated by nonvolatile logic. changes during production STT-MTJ and CMOS transistors decrease yield, leads overdesign well more consumption. total processes driver circuitry tradeoffs backup restore performance. A new method called novel is introduced flawless drivers given results. time determination reduce wastage mentioned. To get an efficient output 98% this approach needs dissipate 5 times than initially required. This can up 26%. It also contains flip-flop (NVFF) has consumption when it used in functional blocks.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Energy-Efficient Streaming Using Non-volatile Memory

The disk and the DRAM in a typical mobile system consume a significant fraction (up to 30%) of the total system energy. To save on storage energy, the DRAM should be small and the disk should be spun down for long periods of time. We show that this can be achieved for predominantly streaming workloads by connecting the disk to the DRAM via a large non-volatile memory (NVM). We refer to this as ...

متن کامل

Design Considerations for Energy-Efficient Radios in Wireless Microsensor Networks

In the past few years, wireless microsensor networks have attracted a great deal of attention in the research community. This is due to the applications that will be enabled once wireless microsensor networks are in place. The design of wireless microsensor networks, however, represents a difficult challenge. Since many applications require fault-tolerant, long-term sensing, one important chall...

متن کامل

Variation-tolerant design

As the guest editors and I introduce this year’s Hot Chips theme issue, the frequency slowdown trend that is upon the industry as a result of the CMOS technology outlook has to be the single major point that stands out. It is not just the per-chip power dissipation envelope that forces this trend, although that factor alone is perhaps the major deterrent to frequency escalation at prior (histor...

متن کامل

Energy Efficient Protocols for Delay Tolerant Networks

The delay tolerant networks (DTNs) is characterized by frequent disconnections and long delays of links among devices due to mobility, sparse deployment of devices, attacks, and noise, etc. Considerable research efforts have been devoted recently to DTNs enabling communications between network entities with intermittent connectivity. Unfortunately, mobile devices have limited energy capacity, a...

متن کامل

Logic Design Considerations for 0.5-Volt CMOS

As the operating supply voltage for commercial CMOS devices falls below 2 V, research activities are underway to develop CMOS integrated circuits that can operate at supply voltages well under 1 V. Although dramatic power reductions can be achieved using low supply voltages in high performance applications, the increased subthreshold leakage that results when transistor threshold voltages are l...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: International journal of electrical & electronics research

سال: 2022

ISSN: ['2347-470X']

DOI: https://doi.org/10.37391/ijeer.100419